Abstract-The class-F power amplifier is known for its high efficiency. The class-F single-ended dual-fed distributed amplifier integrates both class-F amplification and efficient power combining in the one circuit, without using additional n-way power combiners. In this letter the earlier reported circuit topology and design method is modified to account for drain parasitic reactances. A 1.8-GHz amplifier employing two packaged field effect transistors was designed and tested. The measured drain dc efficiency and corresponding output power with an input generator available power of 14 dBm was 71% and 22 dBm, respectively.
I. INTRODUCTION
T HE class-F power amplifier is known for its high efficiency and output power. In the case of a field effect transistor (FET) amplifier this is achieved by using a half-wave sinusoid drain current waveform and a square-wave drain voltage waveform, with the drain behaving as a current source [1] . Much of the class-F microwave amplifier realizations reported in the literature have been single-transistor amplifiers. Methods to realize class-F combined amplifiers have included conventional n-way power combining [2] , and push-pull combining [3] , [4] . In these cases, the amplifier module and combiners are designed separately. To conserve space it is of interest to design circuits that integrate amplification and power combining.
The single-ended dual-fed distributed amplifier (SE-DFDA) [5] , which is a useful variant of the dual-fed distributed amplifier (DFDA) [6] , have a number of advantages compared to conventional distributed amplifiers [6] , [7] . The SE-DFDA can be designed so that all transistors operate identically and efficiently, and under this condition, all FET output power is delivered to the load [8] . The dual-feeding also provides partial compensation for input and output line losses [7] . Thus the SE-DFDA integrates efficient power combining with amplification in the one circuit without using n-way power combiners [9] . Two SE-DFDAs can be combined using a pair of quadrature hybrids forming a balanced amplifier with inherently matched input and output ports [5] , [9] .
Recent work by the author [10] , [11] has shown that the SE-DFDA is amenable to class-F operation. The earlier reported topology [10] and design method [11] are negligible-which is the case for a chip FET. However, if the method [10] , [11] is applied where the effects of FET parasitics are considerable-such as in packaged FET-simulations have shown that the circuit operation degenerates to class-AB with an associated considerable reduction in efficiency. The main culprit for this degraded performance is the effect of drain inductance and drain-source capacitance on harmonics which need to be present for class-F operation. Class-F operation relies on the presence of harmonics at least up to the third harmonic [1] , [12] , and design methods therefore need to manage FET parasitics up to at least the third harmonic. Grebennikov [13] has presented circuit design methods that incorporate FET drain parasitic reactances into the resonators typically required in class-F amplifiers. On the other hand, in the class-F SE-DFDA, the resonators are separate from the FETs [10] .
II. MODIFIED CLASS-F SE-DFDA
To a first-order approximation, the FET output can be modeled as a drain current source, followed by a shunt capacitance (drain-source capacitance ) and a series inductance (drain inductance ). It is well known that a sufficiently short length of transmission line is equivalent to a simple LC low-pass filter stage. Conversely, for a sufficiently low frequency, and is equivalent to a short length of transmission line whose characteristic impedance is and whose electrical length is . Therefore, the proposed modification is to cascade an extra transmission line with the FET drain port. The characteristic impedance and electrical length of this transmission line are (1) (2) where is the centre angular frequency. The combination of and the extra transmission line behaves as a half-wave transformer at the fundamental and the harmonics. For (1) and (2) to be valid, needs to be less than 2 or 36 (i.e., one-tenth wave-length) at least up to the third harmonic. Fig. 1 shows a schematic of the modified class-F SE-DFDA. Like all SE-DFDAs, the far ends of the input and output lines are pure reactive [5] , and is the basis for dual-feeding [8] . The FET spacing is 180 at the centre frequency for optimum operation [8] . The two-port network F serves two functions: provide the required fundamental and harmonic terminations, and filter harmonics at the output [10] , [11] . Namely, is equal to at the fundamental but infinite at the third and fifth harmonics. at the fundamental and odd harmonics [10] , [11] . For optimum FET operation (3) where is the minimum FET drain voltage (knee voltage), is the maximum drain voltage, and is the maximum drain current [11] . Equation (3) considers both forward and reverse traveling waves on the output line [14] .
III. EXPERIMENT
We now consider the design of a 2-FET class-F SE-DFDA with an operating frequency of 1.8 GHz and employs Fujitsu FLK012WF FETs. A comprehensive large-signal model of the FET (which includes breakdown and gate forward conduction) was fitted to data sheet dc i/v characteristics and -parameters (up to 10 GHz). From both the data sheets and the model, the relevant design parameters are: V, V, mA, pF, and nH. Application of (1) and (2) yields and . In this case is 8 at , 16 at 2 , 24 at 3 , and 40 at 5 . Hence, the proposed method is assured to work for the third harmonic but may be unsatisfactory for the fifth harmonic. The application of (3) yields . The design of network F is described in [11] . The input line characteristic impedance, , was set to 30 to minimize the effects of FET input capacitance at 1.8 GHz [9] . The external 50 generator was coupled to the input line via a quarter-wave transformer with characteristic impedance 39 .
The optimum drain bias voltage is 5.5 V being midpoint between and [11] . The gate bias was chosen to be V which is slightly above the pinch-off voltage (of V) [12] . Under the condition of an input level to fully utilize the FETs, the theoretical load power is 22.4 dBm and theoretical maximum drain dc efficiency (given by ) is 82% [11] . The amplifier (Fig. 2 ) was realized on a 31-mil thick substrate with a dielectric constant of 2.22. To ensure effectiveness of the short-circuit stubs in network F, 90 open-circuit stubs were used to terminate the short-circuit stubs. Chip capacitors of 10 pF were used as dc blocks. The input and output lines were both terminated with 90 and 45 open circuit stubs, and a series combination of a 50-resistor and 10-pF capacitor. The former ensures a good short circuit termination at least at the fundamental, second and third harmonics, while the RC network prevents low-frequency oscillation.
The design was aided by both small-signal and harmonic-balance simulations. During harmonic balance simulation 16 harmonics were sufficient for solution convergence. The standard FET nonlinear model in the circuit simulator used in this work includes a constant series RC network in parallel with the nonlinear drain current-source to model the dispersive drain-source behavior [15] . Although this model is suitable for class-A amplifier simulation, it leads to significant underestimation of load power and efficiency for amplifiers with conduction angles significantly less than 360 [16] . Hence, the dispersive drain current model was disengaged during the simulations. The chip capacitor parasitic series inductance (of 0.3 nH), and microstrip discontinuities were accounted for both in design and simulation.
Simulations were used to ensure that the FET drain voltage waveforms were close to being square, the output voltage was sinusoidal, the circuit is stable, and has good efficiency and output power. Fig. 3 shows the simulated and measured load power, dc efficiency and power-added efficiency (PAE) as a function of frequency. The measurements are consistent with simulations. The main difference being a shift in centre frequency (to 1.75 GHz) and is due mainly to microstrip modeling error and fabrication tolerance.
The measured and simulated efficiency is lower than the theoretical efficiency of 82% since the gate bias is slightly above pinch-off. Further, the efficiency is expected to be reduced by a factor of about 0.9 when the waveforms deviate from ideal class-F [17] . The efficiency is however greater than a conventional 2-FET 1.8-GHz SE-DFDA, that employs the same FETs, operating under class-A [9] and class-B [14] conditions. 
IV. CONCLUSION
In this letter, we have shown a method to design a class-F single-ended dual-fed distributed amplifier that addresses drain parasitic reactances. It is necessary to consider the drain parasitic reactances as they affect the harmonic behavior of the amplifier. Both simulations and measurements of a 2-FET prototype designed to operate at 1.8 GHz have demonstrated the validity of the design method and the feasibility of the proposed amplifier. The class-F SE-DFDA integrates both class-F amplification and efficient power combining without using n-way power combiners.
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